



Day-4

Sequential logic circuit-I.

classmate
Date _____
Page _____




1-bit memory cell.



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


if $A=0$, then $Y=B'$

Behavior of a NOR Gate.




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

RS Latch




R	S	Q	Q̄	State
0	1	1	0	Set
0	0	1	0	No change
1	0	0	1	Reset
0	0	0	1	No change
1	1	0	0	Invalid
0	0	X	X	Race

RS Latch - NAND GATE




S'	R'	Q	Q'	State
0	1	1	0	Set
1	1	1	0	No change
1	0	0	1	Reset
1	1	0	1	No change
0	0	1	1	Invalid
1	1	-	-	Race

Gated RS Latch



C	S	R	S'	R'	Q	Q'	State
0	X	X	1	1			No change
1	0	0	1	1			No change
1	0	1	1	0	0	1	Reset
1	1	0	0	1	1	0	Set
1	1	1	0	0	-	-	Invalid

Gated D Latch




C	D	Q	Q'	State
0	X			No change
1	0	0	1	Reset
1	1	1	0	Set

SR Flipflop.

Truth table

S	R	Q	State
X	X	Q	Nochange
0	0	Q	Nochange
0	1	0	Reset
1	0	1	Set
1	1	-	Invalid




Excitation Table

Q	Q+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

D flipflop.

clk	D	Q	State
$\neg$	X	Q	Nochange
$\downarrow$	0	0	Reset
$\uparrow$	1	1	Set




Excitation Table.

Q	Q+	D
0	0	0
0	1	1
1	0	0
1	1	1

Jk flipflop.

J	K	Q_{+}	state
x	x	Q	No change
0	0	Q	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'	Toggle




Excitation Table.

Q	Q_{+}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

T flipflop.

T	Q	State
x	x	Nochange
0	Q	Nochange
1	Q'	Toggle



Q	Q_{+}	T
0	0	0
0	1	1
1	0	1
1	1	0